

Low Cost, 250 mA Output Single-Supply Amplifiers

AD8531/AD8532/AD8534

FEATURES

Single-Supply Operation: 2.7 Volts to 6 Volts

High Output Current: ±250 mA Low Supply Current: 750 μA/Amplifier

Wide Bandwidth: 3 MHz Slew Rate: 5 V/µs No Phase Reversal Low Input Currents Unity Gain Stable

APPLICATIONS Multimedia Audio LCD Driver

ASIC Input or Output Amplifier

Headphone Driver

GENERAL DESCRIPTION

The AD8531, AD8532 and AD8534 are single, dual and quad rail-to-rail input and output single-supply amplifiers featuring 250 mA output drive current. This high output current makes these amplifiers excellent for driving either resistive or capacitive loads. AC performance is very good with 3 MHz bandwidth, 5 $V/\mu s$ slew rate and low distortion. All are guaranteed to operate from a +3 volt single supply as well as a +5 volt supply.


The very low input bias currents enable the AD853x to be used for integrators and diode amplification and other applications requiring low input bias current. Supply current is only 750 μA per amplifier at 5 volts, allowing low current applications to control high current loads.

Applications include audio amplification for computers, sound ports, sound cards and set-top boxes. AD853x family is very stable and capable of driving heavy capacitive loads, such as those found in LCDs.


The ability to swing rail-to-rail at the inputs and outputs enables designers to buffer CMOS DACs, ASICs or other wide output swing devices in single-supply systems.

The AD8531, AD8532 and AD8534 are specified over the extended industrial (-40° C to $+85^{\circ}$ C) temperature range. The AD8531 is available in SO-8 and SOT23-5 packages. The AD8532 is available in 8-pin plastic DIPs, SO-8 and 8-lead TSSOP surface mount packages. The AD8534 is available in 14-pin plastic DIPs, narrow SO-14 and 14-lead TSSOP surface mount packages. All TSSOP and SOT versions are available in tape and reel only.


PIN CONFIGURATIONS




8-Lead SO (R Suffix)



8-Lead TSSOP (RU Suffix)




14-Lead Epoxy DIP (N Suffix)




(N Suffix) A 1 AD8532 8


8-Lead Epoxy DIP



14-Lead Narrow-Body SO (R Suffix)



14-Lead TSSOP (RU Suffix)



REV. A

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices.

AD8531/AD8532/AD8534-SPECIFICATIONS

 $\hline \textbf{ELECTRICAL CHARACTERISTICS} \ \ (@V_S = +3.0 \ V, V_{CM} = 1.5 \ V, T_A = +25 \ C \ unless \ otherwise \ noted)$

Parameter	Symbol	Conditions	Min	Тур	Max	Units
INPUT CHARACTERISTICS Offset Voltage	V_{OS}	$-40^{\circ}\text{C} \le \text{T}_{\text{A}} \le +85^{\circ}\text{C}$			25 30	mV mV
Input Bias Current	$I_{\rm B}$	$-40^{\circ}\text{C} \le \text{T}_{\text{A}} \le +85^{\circ}\text{C}$		5	50 60	pA pA
Input Offset Current	I _{OS}	$-40^{\circ}\text{C} \le \text{T}_{\text{A}} \le +85^{\circ}\text{C}$		1	25 30	pA pA
Input Voltage Range Common-Mode Rejection Ratio Large Signal Voltage Gain Offset Voltage Drift Bias Current Drift Offset Current Drift	$\begin{array}{c} CMRR \\ A_{VO} \\ \Delta V_{OS}/\Delta T \\ \Delta I_B/\Delta T \\ \Delta I_{OS}/\Delta T \end{array}$	$V_{CM} = 0 \text{ V to } 3 \text{ V}$ $R_{L} = 2 \text{ k}\Omega, V_{O} = 0.5 \text{ V to } 2.5 \text{ V}$	0 38	45 25 20 50 20	3	V dB V/mV μV/°C fA/°C
OUTPUT CHARACTERISTICS Output Voltage High	V _{OH}	$I_{L} = 10 \text{ mA}$	2.85	2.92		V
Output Voltage Low Output Current	V _{OL}	$-40^{\circ}C \leq T_{A} \leq +85^{\circ}C$ $I_{L} = 10 \text{ mA}$ $-40^{\circ}C \leq T_{A} \leq +85^{\circ}C$	2.8	60 ±250	100 125	V mV mV mA
Closed-Loop Output Impedance	Z _{OUT}	$f = 1 \text{ MHz}, A_V = 1$		60		Ω
POWER SUPPLY Power Supply Rejection Ratio Supply Current/Amplifier	PSRR I _{SY}	$V_S = 3 \text{ V to 6 V}$ $V_O = 0 \text{ V}$ $-40^{\circ}\text{C} \leq T_A \leq +85^{\circ}\text{C}$	45	55	1 1.25	dB mA mA
DYNAMIC PERFORMANCE Slew Rate Settling Time Gain Bandwidth Product Phase Margin Channel Separation	SR t _S GBP \$\phi\$0 CS	$R_{L} = 2 \text{ k}\Omega$ To 0.01% $f = 1 \text{ kHz}, R_{L} = 2 \text{ k}\Omega$		3.5 1.4 2.2 70 65		V/µs µs MHz Degrees dB
NOISE PERFORMANCE Voltage Noise Density Voltage Noise Density Current Noise Density	$\begin{array}{c} e_n \\ e_n \\ i_n \end{array}$	f = 1 kHz f = 10 kHz f = 1 kHz		45 30 0.05		$nV/\sqrt{Hz} \\ nV/\sqrt{Hz} \\ pA/\sqrt{Hz}$

Specifications subject to change without notice.

-2- REV. A

$\begin{tabular}{ll} \textbf{ELECTRICAL CHARACTERISTICS} & (@V_S = +5.0 \ V, V_{CM} = 2.5 \ V, T_A = +25 \ C \ unless \ otherwise \ noted) \\ \end{tabular}$

Parameter	Symbol	Conditions	Min	Тур	Max	Units
INPUT CHARACTERISTICS Offset Voltage	V _{os}	$-40^{\circ}\text{C} \le \text{T}_{\text{A}} \le +85^{\circ}\text{C}$			25 30	mV mV
Input Bias Current Input Offset Current	I_{B} I_{OS}	$-40^{\circ}C \le T_{A} \le +85^{\circ}C$ $-40^{\circ}C \le T_{A} \le +85^{\circ}C$		5 1	50 60 25 30	pA pA pA pA
Input Voltage Range Common-Mode Rejection Ratio Large Signal Voltage Gain Offset Voltage Drift Bias Current Drift Offset Current Drift	CMRR A_{VO} $\Delta V_{OS}/\Delta T$ $\Delta I_B/\Delta T$ $\Delta I_{OS}/\Delta T$	$-40^{\circ}C \le T_{A} \le +85^{\circ}C$ $V_{CM} = 0 \text{ V to 5 V}$ $R_{L} = 2 \text{ k}\Omega, V_{O} = 0.5 \text{ V to 4.5 V}$ $-40^{\circ}C \le T_{A} \le +85^{\circ}C$	0 38 15	47 80 20 50 20	5	V dB V/mV μV/°C fA/°C fA/°C
OUTPUT CHARACTERISTICS Output Voltage High	V_{OH}	$I_{L} = 10 \text{ mA}$ $-40^{\circ}\text{C} \leq T_{A} \leq +85^{\circ}\text{C}$	4.9 4.85	4.94		V V
Output Voltage Low	V_{OL}	$I_{L} = 10 \text{ mA}$ -40°C \le T_{A} \le +85°C	4.03	50	100 125	mV mV
Output Current Closed-Loop Output Impedance	$ m I_{OUT} \ Z_{OUT}$	$f = 1 \text{ MHz}, A_V = 1$		$^{\pm 250}_{40}$	120	mA Ω
POWER SUPPLY Power Supply Rejection Ratio Supply Current/Amplifier	PSRR I _{SY}	$V_S = 3 \text{ V to 6 V}$ $V_O = 0 \text{ V}$ $-40^{\circ}\text{C} \leq T_A \leq +85^{\circ}\text{C}$	45	55 1.4	1.25 1.75	dB mA mA
DYNAMIC PERFORMANCE Slew Rate Full-Power Bandwidth Settling Time Gain Bandwidth Product Phase Margin Channel Separation	SR BW _p t _S GBP \$\phi\$0 CS	$R_L = 2 \ k\Omega$ 1% Distortion To 0.01% $f = 1 \ kHz, \ R_L = 2 \ k\Omega$		5 350 1.6 3 70 65		V/µs kHz µs MHz Degrees dB
NOISE PERFORMANCE Voltage Noise Density Voltage Noise Density Current Noise Density	$\begin{array}{c} e_n \\ e_n \\ i_n \end{array}$	f = 1 kHz f = 10 kHz f = 1 kHz		45 30 0.05		$nV/\sqrt{Hz} \\ nV/\sqrt{Hz} \\ pA/\sqrt{Hz}$

Specifications subject to change without notice.

REV. A -3-

ABSOLUTE MAXIMUM RATINGS1

I DO CLOTE WELLINGS
Supply Voltage (V _S) +7 V
Input Voltage
Differential Input Voltage ² ±6 V
Storage Temperature Range
N, R, RT, RU Package65°C to +150°C
Operating Temperature Range
AD8531/AD8532/AD853440°C to +85°C
Junction Temperature Range
N, R, RT, RU Package65°C to +150°C
Lead Temperature Range (Soldering, 60 sec) +300°C
Nome

NOTES

¹Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; the functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

PACKAGE INFORMATION

Package Type	$\theta_{\mathrm{JA}}{}^{\mathrm{1}}$	$\theta_{ m JC}$	Units
5-Lead SOT-23 (RT)	230		°C/W
8-Pin SOIC (R)	158	43	°C/W
8-Pin TSSOP (RU)	240	43	°C/W
8-Pin Plastic DIP (N)	103	43	°C/W
14-Pin Plastic DIP (N)	83	39	°C/W
14-Pin SOIC (R)	120	36	°C/W
14-Pin TSSOP (RU)	240	43	°C/W

NOTE

ORDERING GUIDE

Model	Temperature	Package	Package
	Range	Description	Option ¹
AD8531AR	-40°C to +85°C	8-Pin SOIC	SO-8
AD8531ART ²	-40°C to +85°C	5-Lead SOT-23	RT-5
AD8532AR	-40°C to +85°C	8-Pin SOIC	SO-8
AD8532AN	-40°C to +85°C	8-Pin Plastic DIP	N-8
AD8532ARU ³	-40°C to +85°C	8-Pin TSSOP	RU-8
AD8534AR	-40°C to +85°C	14-Pin SOIC	SO-14
AD8534AN	-40°C to +85°C	14-Pin Plastic DIP	N-14
AD8534ARU ³	-40°C to +85°C	14-Pin TSSOP	RU-14

NOTES

¹N = Plastic DIP; RT = Surface Mount (SOT-23); RU = Thin Shrink Small Outline (TSSOP), SO = Small Outline; Available in 3,000 or 10,000 piece reels.

CAUTION.

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although the AD8531/AD8532/AD8534 feature proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.






Figure 1. Output Voltage vs. Load. $V_S = \pm 2.5 \text{ V}$, R_L Is Connected to GND (0 V)

 $^{^2}$ For supplies less than +6 volts, the differential input voltage is equal to $\pm V_S$.

 $^{^{1}\}theta_{JA}$ is specified for the worst case conditions, i.e., θ_{JA} is specified for device in socket for P-DIP packages; θ_{JA} is specified for device soldered onto a circuit board for surface mount packages.

²Available in 2,500 piece reels only.

³Available in 2,500 piece reels only.

Typical Performance Characteristics—AD8531/AD8532/AD8534




Figure 2. Input Offset Voltage Distribution




Figure 3. Input Offset Voltage Distribution




Figure 4. Input Offset Voltage vs. Temperature




Figure 5. Input Bias Current vs. Temperature




Figure 6. Input Bias Current vs. Common-Mode Voltage




Figure 7. Input Offset Current vs. Temperature




Figure 8. Output Voltage to Supply Rail vs. Load Current




Figure 9. Output Voltage to Supply Rail vs. Load Current




Figure 10. Open-Loop Gain & Phase vs. Frequency

REV. A -5-

AD8531/AD8532/AD8534-Typical Performance Characteristics




Figure 11. Open-Loop Gain & Phase vs. Frequency




Figure 12. Closed-Loop Output Voltage Swing vs. Frequency




Figure 13. Closed-Loop Output Voltage Swing vs. Frequency




Figure 14. Closed-Loop Output Impedance vs. Frequency




Figure 15. Voltage Noise Density vs. Frequency




Figure 16. Voltage Noise Density vs. Frequency




Figure 17. Current Noise Density vs. Frequency




Figure 18. Common-Mode Rejection vs. Frequency




Figure 19. Power Supply Rejection vs. Frequency

-6- REV. A




Figure 20. Power Supply Rejection vs. Frequency




Figure 21. Small Signal Overshoot vs. Load Capacitance




Figure 22. Small Signal Overshoot vs. Load Capacitance




Figure 23. Small Signal Overshoot vs. Load Capacitance




Figure 24. Small Signal Overshoot vs. Load Capacitance




Figure 25. Supply Current per Amplifier vs. Temperature




Figure 26. Supply Current per Amplifier vs. Supply Voltage




Figure 27. Small Signal Transient Response




Figure 28. Small Signal Transient Response

REV. A -7-




Figure 29. Large Signal Transient Response




Figure 30. Large Signal Transient Response




Figure 31. No Phase Reversal

APPLICATIONS THEORY OF OPERATION

The AD8531/AD8532/AD8534 is an all-CMOS, high output current drive, rail-to-rail input/output operational amplifier. This is the latest entry in Analog Devices' expanding family of single-supply devices for the multimedia and telecom market-places. Its high output current drive and stability with heavy capacitive loads makes the AD8531/AD8532/AD8534 an excellent choice as a drive amplifier for LCD panels.

Figure 32 illustrates a simplified equivalent circuit for the AD8531/AD8532/AD8534. Like many rail-to-rail input amplifier configurations, it is comprised of two differential pairs, one n-channel (M1–M2) and one p-channel (M3–M4). These differential pairs are biased by 50 μA current sources, each with a compliance limit of approximately 0.5 V from either supply voltage rail. The differential input voltage is then converted into a pair of differential output currents. These differential output currents are then combined in a compound folded-cascade second gain stage (M5–M9). The outputs of the second gain stage at M8 and M9 provide the gate voltage drive to the rail-to-rail output stage. Additional signal current recombination for the output stage is achieved through the use of transistors M11–M14.

In order to achieve rail-to-rail output swings, the AD8531/AD8532/AD8534 design employs a complementary common-source output stage (M15–M16). However, the output voltage swing is directly dependent on the load current, as the difference between the output voltage and the supply is determined by the AD8531/AD8532/AD8534's output transistors on-channel resistance (see Figures 8 and 9). The output stage also exhibits voltage gain by virtue of the use of common-source amplifiers; as a result, the voltage gain of the output stage (thus, the open-loop gain of the device) exhibits a strong dependence to the total load resistance at the output of the AD8531/AD8532/AD8534.




Figure 32. AD8531/AD8532/AD8534 Simplified Equivalent Circuit

Short-Circuit Protection

As a result of the design of the output stage for maximum load current capability, the AD8531/AD8532/AD8534 does not have any internal short-circuit protection circuitry. Direct connection of the AD8531/AD8532/AD8534's output to the positive supply in single-supply applications will destroy the device. In those applications where some protection is needed, but not at the expense of reduced output voltage headroom, a low value resistor in series with the output, as shown in Figure 33, can be used. The resistor, connected within the feedback loop of the amplifier, will have very little effect on the performance of the amplifier other than limiting the maximum available output voltage swing. For single $+5~\rm V$ supply applications, resistors less than $20~\rm \Omega$ are not recommended.




Figure 33. Output Short-Circuit Protection

-8- REV. A

Power Dissipation

Although the AD8531/AD8532/AD8534 is capable of providing load currents to 250 mA, the usable output load current drive capability will be limited to the maximum power dissipation allowed by the device package used. In any application, the absolute maximum junction temperature for the AD8531/AD8532/AD8534 is 150°C, and should never be exceeded for the device could suffer premature failure. Accurately measuring power dissipation of an integrated circuit is not always a straightforward exercise, so Figure 34 has been provided as a design aid for either setting a safe output current drive level or in selecting a heat sink for the three package options available on the AD8531/AD8532/AD8534.




Figure 34. Maximum Power Dissipation vs. Ambient Temperature

These thermal resistance curves were determined using the AD8531/AD8532/AD8534 thermal resistance data for each package and a maximum junction temperature of 150°C. The following formula can be used to calculate the internal junction temperature of the AD8531/AD8532/AD8534 for any application:

$$T_J = P_{DISS} \times \theta_{JA} + T_A$$

where T_J = junction temperature;

 P_{DISS} = power dissipation;

 θ_{JA} = package thermal resistance,

junction-to-case; and

 T_A = Ambient temperature of the circuit.

To calculate the power dissipated by the AD8531/AD8532/AD8534, the following equation can be used:

$$P_{DISS} = I_{LOAD} \times (V_S - V_{OUT})$$

where I_{LOAD} = is output load current;

 V_S = is supply voltage; and

 V_{OUT} = is output voltage.

The quantity within the parentheses is the maximum voltage developed across either output transistor. As an additional design aid in calculating available load current from the AD8531/AD8532/AD8534, Figure 1 illustrates the AD8531/AD8532/AD8534 output voltage as a function of load resistance.

Power Calculations for Varying or Unknown Loads

Often, calculating power dissipated by an integrated circuit to determine if the device is being operated in a safe range is not as simple as it might seem. In many cases power cannot be

directly measured. This may be the result of irregular output waveforms or varying loads; indirect methods of measuring power are required.

There are two methods to calculate power dissipated by an integrated circuit. The first can be done by measuring the package temperature and the board temperature. The other is to directly measure the circuit's supply current.

Calculating Power by Measuring Ambient and Case Temperature

Given the two equations for calculating junction temperature:

$$T_J = T_A + P \theta_{JA}$$

where T_J is junction temperature, and T_A is ambient temperature. θ_{JA} is the junction to ambient thermal resistance.

$$T_J = T_C + P \theta_{JC}$$

where T_C is case temperature and θ_{JA} and θ_{JC} are given in the data sheet.

The two equations can be solved for P (power):

$$T_A + P \theta_{JA} = T_C + P \theta_{JC}$$

$$P = (T_A - T_C)/(\theta_{JC} - \theta_{JA})$$

Once power has been determined it is necessary to go back and calculate the junction temperature to assure that it has not been exceeded.

The temperature measurements should be directly on the package and on a spot on the board that is near the package but definitely not touching it. Measuring the package could be difficult. A very small bimetallic junction glued to the package could be used or it could be done using an infrared sensing device if the spot size is small enough.

Calculating Power by Measuring Supply Current

Power can be calculated directly knowing the supply voltage and current. However, supply current may have a dc component with a pulse into a capacitive load. This could make rms current very difficult to calculate. It can be overcome by lifting the supply pin and inserting an rms current meter into the circuit. For this to work you must be sure all of the current is being delivered by the supply pin you are measuring. This is usually a good method in a single supply system; however, if the system uses dual supplies, both supplies may need to be monitored.

Input Overvoltage Protection

As with any semiconductor device, whenever the condition exists for the input to exceed either supply voltage, the device's input overvoltage characteristic must be considered. When an overvoltage occurs, the amplifier could be damaged depending on the magnitude of the applied voltage and the magnitude of the fault current. Although not shown here, when the input voltage exceeds either supply by more than 0.6 V, pn-junctions internal to the AD8531/AD8532/AD8534 energize allowing current to flow from the input to the supplies. As illustrated in the simplified equivalent input circuit (Figure 32), the AD8531/AD8532/AD8534 does not have any internal current limiting resistors, so fault currents can quickly rise to damaging levels.

This input current is not inherently damaging to the device as long as it is limited to 5 mA or less. For the AD8531/AD8532/ AD8534, once the input voltage exceeds the supply by more than 0.6~V the input current quickly exceeds 5~mA. If this

condition continues to exist, an external series resistor should be added. The size of the resistor is calculated by dividing the maximum overvoltage by 5 mA. For example, if the input voltage could reach 10 V, the external resistor should be (10 V/5 mA) = 2 k Ω . This resistance should be placed in series with either or both inputs if they are exposed to an overvoltage condition. For more information on general overvoltage characteristics of amplifiers refer to the 1993 Seminar Applications Guide, available from the Analog Devices Literature Center.

Output Phase Reversal

Some operational amplifiers designed for single-supply operation exhibit an output voltage phase reversal when their inputs are driven beyond their useful common-mode range. The AD8531/AD8532/AD8534 is free from reasonable input voltage range restrictions provided that input voltages no greater than the supply voltage rails are applied. Although the device's output will not change phase, large currents can flow through internal junctions to the supply rails, as was pointed out in the previous section. Without limit, these fault currents can easily destroy the amplifier. The technique recommended in the input overvoltage protection section should therefore be applied in those applications where the possibility of input voltages exceeding the supply voltages exists.

Capacitive Load Drive

The AD8531/AD8532/AD8534 exhibits excellent capacitive load driving capabilities. It can drive up to 10 nF directly as shown in Figures 21 through 24. However, even though the device is stable, a capacitive load does not come without a penalty in bandwidth. As shown in Figure 35, the bandwidth is reduced to under 1 MHz for loads greater than 10 nF. A "snubber" network on the output won't increase the bandwidth, but it does significantly reduce the amount of overshoot for a given capacitive load. A snubber consists of a series R-C network (Rs, Cs), as shown in Figure 36, connected from the output of the device to ground. This network operates in parallel with the load capacitor, $C_{\rm L}$, to provide phase lag compensation. The actual value of the resistor and capacitor is best determined empirically.




Figure 35. Unity-Gain Bandwidth vs. Capacitive Load




Figure 36. Snubber Network Compensates for Capacitive Loads

The first step is to determine the value of the resistor, R_S . A good starting value is $100~\Omega$. This value is reduced until the small-signal transient response is optimized. Next, C_S is determined—10 μF is a good starting point. This value is reduced to the smallest value for acceptable performance (typically, 1 μF). For the case of a 47 nF load capacitor on the AD8531/AD8532/AD8534, the optimal snubber network is a 5 Ω in series with 1 μF . The benefit is immediately apparent as seen in the scope photo in Figure 37. The top trace was taken with a 47 nF load and the bottom trace with the 5 Ω —1 μF snubber network in place. The amount of overshoot and ringing is dramatically reduced. Table I below illustrates a few sample snubber networks for large load capacitors:

Table I. Snubber Networks for Large Capacitive Loads

Load Capacitance (C _L)	Snubber Network (R _S , C _S)
0.47 nF	300 Ω, 0.1 μF
4.7 nF	30 Ω, 1 μF
47 nF	5 Ω, 1 μF




Figure 37. Overshoot and Ringing Is Reduced by Adding a Snubber Network in Parallel with the 47 nF Load

-10- REV. A

A High Output Current, Buffered Reference/Regulator

Many applications require stable voltage outputs relatively close in potential to an unregulated input source. This "low dropout" type of reference/regulator is readily implemented with a rail-to-rail output op amp, and is particularly useful when using a higher current device such as the AD8531/AD8532/AD8534. A typical example is the 3.3 V or 4.5 V reference voltage developed from a 5 V system source. Generating these voltages requires a three terminal reference, such as the REF196 (3.3 V) or the REF194 (4.5 V), both which feature low power, with sourcing outputs of 30 mA or less. Figure 38 shows how such a reference can be outfitted with an AD8531/AD8532/AD8534 buffer for higher currents and/or voltage levels, plus sink and source load capability.




Figure 38. A High Output Current Reference/Regulator

The low dropout performance of this circuit is provided by stage U2, an AD8531 connected as a follower/buffer for the basic reference voltage produced by U1. The low voltage saturation characteristic of the AD8531/AD8532/AD8534 allows up to 100 mA of load current in the illustrated use, as a 5 V to 3.3 V converter with good dc accuracy. In fact, the dc output voltage change for a 100 mA load current delta measured less than 1 mV. This corresponds to an equivalent output impedance of $<0.01~\Omega.$ In this application, the stable 3.3 V from U1 is applied to U2 through a noise filter, R1–C1. U2 replicates the U1 voltage within a few millivolts, but at a higher current output at $V_{\rm OUT1}$, with the ability to both sink and source output current(s) —unlike most IC references. R2 and C2 in the feedback path of U2 provide additional noise filtering.

Transient performance of the reference/regulator for a 100 mA step change in load current is also quite good and is largely determined by the R5–C5 output network. With values as shown, the transient is about 20 mV peak and settles to within 2 mV in less than 10 μs for either polarity. Although room exists for optimizing the transient response, any changes to the R5–C5 network should be verified by experiment to preclude the possibility of excessive ringing with some capacitor types.

To scale $V_{\rm OUT2}$ to another (higher) output level, the optional resistor R3 (shown dotted) is added, causing, the new $V_{\rm OUT1}$ to become:

$$V_{OUT1} = V_{OUT2} \times \left(1 + \frac{R2}{R3}\right)$$

The circuit can either be used as shown, as a 5 V to 3.3 V reference/regulator, or with ON/OFF control. By driving Pin 3 of U1 with a logic control signal as noted, the output is switched ON/OFF. Note that when ON/OFF control is used, resistor R4 must be used with U1 to speed ON-OFF switching.

A Single-Supply, Balanced Line Driver

The circuit in Figure 39 is a unique line driver circuit topology used in professional audio applications and has been modified for automotive and multimedia audio applications. On a single +5 V supply, the line driver exhibits less than 0.7% distortion into a 600 Ω load from 20 Hz to 15 kHz (not shown) with an input signal level of 4 V p-p. In fact, the output drive capability of the AD8531/AD8532/AD8534 maintains this level for loads as small as 32 Ω . For input signals less than 1 V p-p, the THD is less than 0.1%, regardless of load. The design is a transformerless, balanced transmission system where output common-mode rejection of noise is of paramount importance. As with the transformer-based system, either output can be shorted to ground for unbalanced line driver applications without changing the circuit gain of 1. Other circuit gains can be set according to the equation in the diagram. This allows the design to be easily configured for inverting, noninverting or differential operation.




Figure 39. A Single-Supply, Balanced Line Driver for Multimedia and Automotive Applications

REV. A -11-

A Single-Supply Headphone Amplifier

Because of its speed and large output drive, the AD8531/AD8532/AD8534 makes an excellent headphone driver, as illustrated in Figure 40. Its low supply operation and rail-to-rail inputs and outputs give a maximum signal swing on a single +5 V supply. To ensure maximum signal swing available to drive the headphone, the amplifier inputs are biased to V+/2, which in this case is 2.5 V. The 100 k Ω resistor to the positive supply is equally split into two 50 k Ω resistors, with their common point bypassed by 10 μF to prevent power supply noise from contaminating the audio signal.

The audio signal is then ac-coupled to each input through a 10 μF capacitor. A large value is needed to ensure that the 20 Hz audio information is not blocked. If the input already has the proper dc bias, the ac coupling and biasing resistors are not required. A 270 μF capacitor is used at the output to couple the amplifier to the headphone. This value is much larger than that used for the input because of the low impedance of the headphones, which can range from 32 Ω to 600 $\Omega.$ An additional 16 Ω resistor is used in series with the output capacitor to protect the op amp's output stage by limiting capacitor discharge current. When driving a 48 Ω load, the circuit exhibits less than 0.3% THD+N at output drive levels of 4 V p-p.




Figure 40. A Single-Supply, Stereo Headphone Driver

A Single-Supply, Two-Way Loudspeaker Crossover Network Active filters are useful in loudspeaker crossover networks for reasons of small size, relative freedom from parasitic effects, the ease of controlling low/high channel drive and the controlled driver damping provided by a dedicated amplifier. Both Sallen-Key (SK) and multiple-feedback (MFB) filter architectures are useful in implementing active crossover networks. The circuit shown in Figure 41 is a single-supply, two-way active crossover which combines the advantages of both filter topologies. This active crossover exhibits less than 0.4% THD+N at output levels of 1.4 V rms using general purpose unity-gain HP/LP stages.

In this two-way example, the LO signal is a dc-500 Hz LP woofer output, and the HI signal is the HP (>500 Hz) tweeter output. U1B forms an LP section at 500 Hz, while U1A provides a HP section, covering frequencies ≥500 Hz.




Figure 41. A Single-Supply, Two-Way Active Crossover

The crossover example frequency of 500 Hz can be shifted lower or higher by frequency scaling of either resistors or capacitors. In configuring the circuit for other frequencies, complementary LP/HP action must be maintained between sections, and component values within the sections must be in the same ratio. Table II provides a design aid to adaptation, with suggested standard component values for other frequencies.

Table II. RC Component Selection for Various Crossover Frequencies

Crossover Frequency (Hz)	R1/C1 (U1A) ¹ R5/C3 (U1B) ²
100	160 kΩ/0.01 μF
200	80.6 kΩ/0.01 μF
319	49.9 kΩ/0.01 μF
500	31.6 kΩ/0.01 μF
1 k	16 kΩ/0.01 μF
2 k	8.06 kΩ/0.01 μF
5 k	3.16 kΩ/0.01 μF
10 k	1.6 kΩ/0.01 μF

NOTES

Applicable for filter $\alpha = 2$.

¹For Sallen-Key stage U1A: R1 = R2, and C1 = C2, etc.

 2 For Multiple Feedback stage U1B: R6 = R5, R7 = R5/2, and C4 = 2C3.

For additional information on the active filters and active crossover networks, please consult the data sheet for the OP279, a dual rail-to-rail high-output current operational amplifier.

–12– REV. A

Direct Access Arrangement for Telephone Line Interface

Figure 42 illustrates a +5 V only transmit/receive telephone line interface for 600 Ω transmission systems. It allows full duplex transmission of signals on a transformer coupled 600 Ω line in a differential manner. Amplifier A1 provides gain that can be adjusted to meet the modem output drive requirements. Both A1 and A2 are configured to apply the largest possible signal on a single supply to the transformer. Because of the high output current drive and low dropout voltage of the AD8531/AD8532/ AD8534s, the largest signal available on a single +5 V supply is approximately 4.5 V p-p into a 600 Ω transmission system. Amplifier A3 is configured as a difference amplifier for two reasons: (1) It prevents the transmit signal from interfering with the receive signal and (2) it extracts the receive signal from the transmission line for amplification by A4. A4's gain can be adjusted in the same manner as A1's to meet the modem's input signal requirements. Standard resistor values permit the use of SIP (Single In-line Package) format resistor arrays. Couple this with the AD8531/AD8532/AD8534's 8-pin SOIC or TSSOP footprint and this circuit offers a compact, cost-sensitive solution.




Figure 42. A Single-Supply Direct Access Arrangement for Modems

REV. A -13-

```
* COMMON MODE GAIN STAGE
* AD8531/AD8532/AD8534 SPICE Macro-model
                                                  3/96, Rev. A
* 5-Volt Version
                          ARG / ADSC
                                                                   ECM
                                                                            24
                                                                                  98
                                                                                        POLY(2)
                                                                                                         98
                                                                                                              2
                                                                                                                    98
                                                                                                                         0
                                                                                                                               0.5
                                                                   +0.5
* Copyright 1996 by Analog Devices
                                                                   R5
                                                                            24
                                                                                  25
                                                                                        1E6
* Refer to "README.DOC" file for License Statement. Use of this model
                                                                            25
                                                                                  98
                                                                                        10K
                                                                   R6
* indicates your acceptance of the terms and provisions in the License
                                                                   C1
                                                                            24
                                                                                  25
                                                                                        0.75P
* Statement.
                                                                   * OUTPUT STAGE
* Node assignments
                                                                   ISY
                                                                            99
                                                                                        450.4U
                                    noninverting input
                                                                                  50
                                                                            99
                                        inverting input
                                                                   GSY
                                                                                  50
                                                                                        POLY(1)
                                                                                                   99
                                                                                                         50
                                                                                                              -3.334E-4
                                                                                                                         6.667E-5
                                                                            99
                                                                                  39
                                                                   EP
                                                                                        POLY(1)
                                                                                                   98
                                                                                                         21
                                                                                                              0.78925
                                             positive supply
                                                                   EN
                                                                            38
                                                                                  50
                                                                                        POLY(1)
                                                                                                   21
                                                                                                         98
                                                                                                              0.78925
                                                                                                                         1
                                                 negative supply
                                                                   M15
                                                                            40
                                                                                  39
                                                                                        99
                                                                                             99
                                                                                                   POX L=1.5U
                                                                                                                    W=1500U
                                                      output
                                                                   M16
                                                                            40
                                                                                  38
                                                                                        50
                                                                                             50
                                                                                                   NOX L=1.5U
                                                                                                                    W=1500U
.SUBCKT AD8531/AD8532/AD8534 5
                                             99
                                                 50
                                                      40
                                                                   C15
                                                                            40
                                                                                  39
                                                                                        50P
                                                                            40
                                                                                  38
                                                                                        50P
                                                                   C16
* INPUT STAGE
                                                                   .MODEL DX D(RS=1 CJO=0.1P)
                                                                   .MODEL NIX NMOS(VTO=0.75 KP=205.5U RD=1 RS=1 RG=1 RB=1
                                                                   +CGSO=4E-9
         3
                          50
                               NIX L=6U W=25U
              2
                    6
M1
                                                                   +CGDO=4E-9 CGBO=16.667E-9 CBS=2.34E-13 CBD=2.34E-13)
              7
                          50
                                    L=6U W=25U
         4
                               NIX
M2
                    6
                                                                   .MODEL NOX NMOS(VTO=0.75 KP=195U RD=.5 RS=.5 RG=1 RB=1
         8
              2
                                    L=6U W=25U
M3
                    5
                          5
                               PIX
         9
              7
                                                                   +CGSO=66.667E-12
                    5
                          5
                                     L=6U W=25U
M4
                               PIX
                                                                   +CGDO=66.667E-12 CGBO=125E-9 CBS=2.34E-13 CBD=2.34E-13)
         7
                    POLY(1)
EOS
              1
                               25
                                     98
                                           5E-3 0.451
                                                                   .MODEL PIX PMOS(VTO=-0.75 KP=205.5U RD=1 RS=1 RG=1 RB=1
IIN1
         1
              98
                    5P
                    5P
                                                                   +CGSO=4E-9
IIN<sub>2</sub>
         2
              98
                                                                   +CGDO=4E-9 CBDO=16.667E-9 CBS=2.34E-13 CBD=2.34E-13)
IOS
         2
              1
                    0.5P
                                                                   .MODEL POX PMOS(VTO=-0.75 KP=195U RD=.5 RS=.5 RG=1 RB=1
         99
              5
                    50U
I1
              50
                                                                   +CGSO=66.667E-12
I2
         6
                    50U
                                                                   +CGDO=66.667E-12 CGBO=125E-9 CBS=2.34E-13 CBD=2.34E-13)
R1
         99
              3
                    4.833K
         99
              4
                    4.833K
                                                                   .ENDS
R2
R3
         8
              50
                    4.833K
         9
              50
                    4.833K
R4
         5
D3
              99
                    DX
         50
D4
              6
                    DX
* GAIN
         STAGE
EREF
         98
              0
                    POLY(2)
                               99
                                     0
                                           50
                                                0
                                                      0
                                                           0.5
+0.5
G1
         98
              21
                    POLY(2)
                               4
                                     3
                                           9
                                                8
                                                      0
+145U
         +145U
RG
         21
              98
                    18.078E6
              40
CC
         21
                    14P
              22
         21
D1
                    DX
         23
              21
D2
                    DX
         99
V1
              22
                    1.37
V2
         23
              50
                    1.37
```

-14- REV. A

OUTLINE DIMENSIONS

Dimensions shown in inches and (mm).

0.430 (10.92) 0.348 (8.84) 0.280 (7.11) 0.240 (6.10) 0.325 (8.25) • PIN 1 0.300 (7.62) 0.060 (1.52) 0.015 (0.38) 0.195 (4.95) 0.115 (2.93) 0.210 (5.33) MAX 0.130 (3.30) MIN 0.160 (4.06) 0.015 (0.381) SEATING 0.008 (0.204)

PLANE

8-Pin Plastic DIP

(N-8)


0.795 (20.19) 0.725 (18.42) 0.280 (7.11) 0.240 (6.10) 0.325 (8.25) 0.300 (7.62) 0.195 (4.95) _* PIN 1 0.060 (1.52) 0.115 (2.93) 0.015 (0.38) 0.210 (5.33) MAX 0.130 (3.30) MIN 0.160 (4.06) 0.115 (2.93) 0.015 (0.381) 0.100 0.070 (1.77) 0.022 (0.558) SEATING PLANE 0.008 (0.204) (2.54) BSC 0.014 (0.356) 0.045 (1.15)

14-Pin Plastic DIP

(N-14)

(RU-8) 0.122 (3.10) 0.114 (2.90) f 0.256 (6.50) (4.30) 0.177 (PIN 1 0.0256 (0.65) 0.006 (0.15) 0.002 (0.05) 0.0433 0.0433 (1.10) MAX 0.0118 (0.30) 0.028 (0.70) 0.020 (0.50) SEATING 0.0075 (0.19) 0.0079 (0.20) 0.0035 (0.090)


8-Pin TSSOP



REV. A -15-

OUTLINE DIMENSIONS

Dimensions shown in inches and (mm).



5-Lead SOT-23 (RT-5)

